Memory latency

This article has multiple issues. Please help improve it or discuss these issues on the talk page. (Learn how and when to remove these messages) This article includes a list of general references, but it lacks sufficient corresponding inline citations. Please help to improve this article by introducing more precise citations. (February 2018) (Learn how and when to remove this message) This article needs additional citations for verification. Please help improve this article by adding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: "Memory latency" – news · newspapers · books · scholar · JSTOR (July 2007) (Learn how and when to remove this message) (Learn how and when to remove this message)

Memory latency is the time (the latency) between initiating a request for a byte or word in memory until it is retrieved by a processor. If the data are not in the processor's cache, it takes longer to obtain them, as the processor will have to communicate with the external memory cells. Latency is therefore a fundamental measure of the speed of memory: the less the latency, the faster the reading operation.

Latency should not be confused with memory bandwidth, which measures the throughput of memory. Latency can be expressed in clock cycles or in time measured in nanoseconds. Over time, memory latencies expressed in clock cycles have been fairly stable, but they have improved in time.^[1]

• Burst mode (computing)
• CAS latency
• Multi-channel memory architecture
• Interleaved memory
• SDRAM burst ordering
• SDRAM latency

• Overview of the different kinds of Memory Latency
• Article and Analogy of the Effects of Memory Latency

This computer-engineering-related article is a stub. You can help Wikipedia by expanding it.

• v
• t
• e

This computer hardware article is a stub. You can help Wikipedia by expanding it.

• v
• t
• e